Multa

La multa, a norma dell'art. 17 del codice penale, è la pena pecuniaria prevista per i delitti. Ai sensi dell'art. 24 c.p. la multa può variare da un minimo di 5 euro ad un massimino di 5.164 euro, tali limiti possono essere derogati dal giudice nei soli casi espressamente determinati dalla legge. Categoria:diritto penale

Codice penale

Il codice penale è un corpo organico di disposizioni di diritto penale. Costituisce, insieme alla Costituzione ed alle leggi speciali una delle fonti del diritto penale.

Storia

Il codice penale attualmente in vigore in Italia è il frutto di un percorso legislativo durato 5 anni, dal 4 Dicembre 1925, giorno in cui venne pubblicata la legge n. 2260 con la quale il governo venne delegato ad emendare il codice penale allora in vigore (cd. codice Zanardelli), al 19 Ottobre 1930 giorno in cui venne promulgato il codice con Regio Decreto 19 ottobre 1930, n. 1398, pubblicato sulla Gazzetta Ufficiale del 26 novembre 1930, n. 251, supplemento ordinario.
Il regio decreto di promulgazione riporta in calce le firme del Re d'Italia Vittorio Emanuele dell'allora Capo del Governo Benito Mussolini, e del Ministro della Giustizia (Guardasigilli) Alfredo Rocco; anche per questo il codice penale in vigore viene chiamato "codice Rocco".

Struttura del Codice Penale

Il codice penale è organizzato in 3 Libri:
- LIBRO PRIMO - Dei reati in generale
- LIBRO SECONDO - Dei delitti in particolare
- LIBRO TERZO - Delle contravvenzioni in particolare

Voci correlate

- Diritto
- Diritto penale
- Reato

Testi Legislativi

- [http://it.wikisource.org/wiki/Codice_Penale Testo integrale del codice penale] Categoria:Diritto penale Categoria:Leggi dello stato italiano

Delitto

In diritto penale, con il termine delitto si intende il reato per il quale è previsto da una norma penale la pena dell'ergastolo, ovvero della reclusione o della multa. I delitti in particolare si differenziano dalle contravvenzioni per il tipo di pena stabiliti dalle norme penali: mentre sono delitti i reati per i quali è prevista la pena dell'ergastolo, della reclusione e della multa; sono invece contravvenzioni i reati per i quali è prevista la pena dell'arresto e dell'ammenda. Categoria:diritto penale

Giudice

In diritto con il termine giudice, dal latino iudex, si indica il soggetto che esercita la giurisdizione. Il termine designa sia lorgano o ufficio chiamato a esercitare questa funzione, sia la persona fisica che ricopre tale organo o ufficio. Nella prima accezione, il giudice, che nell'ordinamento giuridico italiano è sempre un organo dello Stato, si distingue, a seconda che sia stato istituito prima o dopo l'insorgere della controversia da decidere, in precostituito (o naturale) e straordinario (o eccezionale). A seconda del numero di persone necessario a comporre l'organo di distingue il giudice collegiale e il giudice individuale (o monocratico o unico); a seconda della materia su cui è chiamato a pronunciare, distinguiamo il giudice costituzionale, civile, penale, amministrativo, militare e contabile; a seconda dei poteri che gli spettano, in giudice di fatto o di merito e giudice di legittimità (Corte di Cassazione). Nella seconda accezione il giudice si distingue, a seconda che sia o non sia un dipendente dello Stato, in togato e laico o popolare (Corte di Assise). Nell'ordinamento italiano il giudice togato viene sempre scelto in considerazione della sua particolare conoscenza di determinate materie. L'accesso alla magistratura togata avviene per pubblico concorso (vedi magistratura). Categoria:diritto processuale civile Categoria:diritto processuale penale

Categoria:Diritto penale

Categoria:Diritto ja:Category:刑法

Very long instruction word

A Very Long Instruction Word or VLIW CPU architecture implements a form of instruction level parallelism. Similar to superscalar architectures, it uses several execution units (e.g. two multipliers), which enables the CPU to execute several instructions at the same time (e.g. two multiplications). Since the very earliest days of computer architecture, some CPUs have added several additional arithmetic logic units (ALUs) to run in parallel. Superscalar CPUs use hardware to decide which operations can run in parallel. VLIW CPUs use software (the compiler) to decide which operations can run in parallel. For instance, the CPU might have the ability to multiply two numbers at the same time. However, the results of the second may depend on the first. If so, the second of the two units "stalls" while it waits for the first one to finish. In a conventional CPU, such stalling is implemented in hardware. In a VLIW, the compiler predetermines the schedule of operations: while one multiplier is working on the first result, the compiler has scheduled a NOP for the other multiplier, until the result from the first multiply is ready. This substantially reduces the hardware's complexity. A similar problem occurs when the result of such an instruction is used as input for a branch. Most modern CPUs "guess" which branch will be taken even before the calculation is complete, so that they can load up the instructions for the branch, or (in some architectures) even start to compute them speculatively. If the CPU guesses wrong, all of these instructions and their context need to be "flushed" and the correct ones loaded, which is time-consuming. This has led to increasingly complex instruction dispatch logic that attempts to guess right, and the simplicity of the original RISC designs has been eroded. VLIW lacks this logic, and therefore lacks its power consumption, possible design defects and other negative features. In a VLIW, the compiler uses heuristics or profile information to guess the direction of a branch. This allows it to move and preschedule operations speculatively before the branch is taken, favoring the most likely path it expects through the branch. If the branch goes the unexpected way, the compiler has already generated compensation code to discard speculative results in order to preserve program semantics. The term VLIW, and the VLIW architecture concept, was invented by Professor Josh Fisher in his research group at Yale University in the early 1980s. His original development of Trace Scheduling as a compilation technique for VLIW was developed when he was a graduate student at New York University. Prior to VLIW, the notion of prescheduling functional units and instruction level parallelism in software was well established in the practice of developing horizontal microcode. Fisher's innovations were around developing a compiler that could target horizontal microcode from programs written in ordinary programming language. He realized that in order to get good performance, and to target a wide-issue machine, it would be necessary to find parallelism beyond what one generally finds within basic blocks. He developed region scheduling techniques to identify parallelism beyond basic blocks. Trace Scheduling is such a technique, and involves scheduling a most likely path of basic blocks first, inserting compensation code to deal with speculative motions, scheduling the second most likely trace, and so on, until the schedule was complete. Fisher's second innovation was the notion that the target CPU architecture should be designed to be a reasonable target for a compiler -- the compiler and the architecture for VLIW must be co-designed. This was partly inspired by the difficulty Fisher observed at Yale of compiling for architectures like Floating Point Systems FPS164, which had a complex instruction set architecture that separated instruction initiation from the instructions that saved the result -- leading to the need for very complicated scheduling algorithms. Fisher developed a set of principles characterizing a proper VLIW design, such as self-draining pipelines, wide multi-port register files, and memory architectures. These principles made it easier for compilers to write fast code. The first VLIW compiler was described in a Ph.D. thesis by John Ellis, supervised by Fisher. John Ruttenberg also developed certain important algorithms for scheduling. Fisher left Yale in 1984 to found a startup company, Multiflow, along with co-founders John O'Donnell and John Ruttenberg. Multiflow produced the TRACE series of VLIW minisupercomputers, shipping their first machines around 1988. Multiflow's VLIW could issue 28 operations in parallel each instruction. Multiflow failed as a business in 1990. The reasons for any business failure are complex; part of the challenge Multiflow faced was timing with respect to hardware implementation technology. Multiflow implemented its VLIW in an MSI/LSI/VLSI mix packaged in cabinets, a technology that fell out of favor when it became possible to integrate all of the components of a processor (excluding memory) on a single chip. Multiflow was too early to catch the following wave when chip architectures allowed multiple issue CPUs. The major semiconductor companies recognized the value of Multiflow technology in this context, so the compiler and architecture were subsequently licensed to most of these companies. There are instances of the Multiflow Trace machines in the computer museum. Cydrome was a company producing VLIW numeric processors using ECL technology in the same timeframe (late-1980s). This company also failed after a few years. One of the licensees of the Multiflow technology is Hewlett-Packard, which Fisher joined after Multiflow's failure. Bob Rau, founder of Cydrome, also joined HP after Cydrome failed. These two would lead computer architecture research within Hewlett-Packard during the 1990s. In the 1990s, Hewlett-Packard researched this problem as a side effect of ongoing work on their PA-RISC processor family. They found that the CPU could be greatly simplified by removing the complex dispatch logic from the CPU and placing it into the compiler. Today's compilers are much more complex than those from the 1980s, so the added complexity in the compiler was considered to be a small cost. VLIW CPUs are actually RISC-based, and typically have four to eight main units. After compiling the program normally, the VLIW compiler re-orders the code into paths that don't have any dependencies. These are then sliced into four or more parts (one for each unit of the CPU) and re-packaged together into one larger instruction with additional information about which of the instructions should run which unit. The result is a single much larger opcode (thus the term "very long"). Philips' TriMedia processor as well as Intel's Itanium IA-64 EPIC processor are examples of VLIW CPUs. Texas Instruments C6000 is an example of VLIW DSP. Some people felt (though there is no general agreement) that an early problem with VLIW processors is that they do not scale well to different price points. Both CISC and RISC machines can be implemented in many ways to save varying amounts of money (indeed most CISC processors are now implemented as RISC processors with a hardware instruction-set-translation front-end). A VLIW machine was perceived to have fewer options. Transmeta addresses this issue by including a binary-to-binary software compiler layer (termed Code Morphing) in their Crusoe implementation of the x86 architecture. Basically, this mechanism is advertised to recompile, optimize, and translate x86 opcodes at runtime into the CPU's internal machine code. Thus, the Transmeta chip is internally a VLIW processor, effectively decoupled from the x86 CISC instruction set that it executes. Since the number of transistors on a chip has grown, the perceived disadvantages of the VLIW have diminished in importance. The VLIW architecture is growing in popularity, particularly in the embedded market, where it is possible to customize a processor for an application in an embedded system-on-a-chip. Embedded VLIW products are available from several vendors, including Fujitsu, ST Microelectronics, the Jazz DSP from [http://www.improvsys.com Improv Systems], and [http://www.siliconhive.com Silicon Hive]. The Texas Instruments DSP line has evolved, in its C6 line, to look more like a VLIW, in contrast to the earlier C5 lines.

External links

- [http://www.vliw.org VLIW and Embedded Processing]
- [http://www.cs.utah.edu/~mbinu/coursework/686_vliw/old/ VLIW Processors and Trace Scheduling] Category:Computer architecture Category:Parallel computing ja:VLIW

Varsovia hotel darmowe statystyki Pozycjonowanie hotels Amsterdam wynajem

:: RELATED NEWS ::

Wikipedia:Featured article candidates/Guns, Germs, and Steel

Guns, Germs, and Steel

Guns, Germs, and Steel should definitely be a featured article. The book itself is amazing and the article on it is almost there. Too many people are racist because of some perceived difference in people, when what they really should be looking at is the geographical imbalances. Especially in these racially-charged times it helps to focus on something that downplays the lies of bigotry and replaces them with science. --Cyde 08:58, 7 November 2005

Thirunavaya
Thirunavaya is a small village in Malapuram district of kerala, south India. This village is famed as the theatre of the Mamankam festival. Thirunavaya was once the captial of Perumpadappu Rajas. They were forced to move their capital from Thirunavaya to Thiruvanchikkulam, when the oil on canvas painting by Seth Eastman that depicted a Native American warrior holding up the scalp of a white victim. The painting was so disturbing, though it was part of a collection of Eastman painting commissioned by the United States Congress, that it was removed twice from public view.

Iron sulfate
Iron(II) sulfate, also known as ferrous sulfate and as copperas (Fe S O₄) is an example of an ionic compound. It is found in various states of hydration (FeSO₄·H₂O, FeSO₄·4H₂O, FeSO₄·5H₂O, FeSO₄·7H₂O);

CandyBar
CandyBar is a software utility by Panic and The Iconfactory that can replace any system icon with an icon of the superuser's choosing in Mac OS X. The latest release of 2.5.1 supports all

Ironsulfate
Iron(II) sulfate, also known as ferrous sulfate and as copperas (Fe S O₄) is an example of an ionic compound. It is found in various states of hydration (FeSO₄·H₂O, FeSO₄·4H₂O, FeSO₄·5H₂O, FeSO₄·7H₂O);

Clockwerx
Clockwerx is an addictive computer game released in 1995 by Spectrum Holobyte. It was originally designed by Callisto Productions, a small company which is now defunct. The more popular and well-known Clones often are known by some variant of the name Spin Doctor, which was used by the orig

List of villages destroyed during the 1948 Arab-Israeli war

Jewish villages

Several of these have been re-settled after the Six-Day War.

West Bank

- Atarot (now part of Jerusalem)
- Beit Ha'arava
- Ein Tzurim
- Kalya
- Kfar Etzion
- Masuot Yitzhak
-